

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

PPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/745,780	12/21/2000	Martin C. Roberts	303.451US6	3144
21186	7590 04/07/2004		EXAM	INER
SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.			COLEMAN, WILLIAM D	
P.O. BOX 29 MINNEAPO	38 LIS, MN 55402		ART UNIT PAPER NUMBER	
	,		2823	

DATE MAILED: 04/07/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

·			N				
ķ	Application No.	Applicant(s)					
	09/745,780	ROBERTS ET AL.					
Office Action Summary	Examiner	Art Unit					
	W. David Coleman	2823					
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the	correspondence address					
A SHORTENED STATUTORY PERIOD FOR REPL' THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.1: after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply  - If NO period for reply is specified above, the maximum statutory period of the period for reply will, by statute to reply within the set or extended period for reply will, by statute any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be ti y within the statutory minimum of thirty (30) da vill apply and will expire SIX (6) MONTHS fron , cause the application to become ABANDONI	mely filed ys will be considered timely. n the mailing date of this communication ED (35 U.S.C. § 133).					
Status							
1) Responsive to communication(s) filed on 14 O	ctober 2003.						
2a) ☐ This action is <b>FINAL</b> . 2b) ☒ This action is non-final.							
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is							
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims							
4) ☐ Claim(s) 38-45,47-65 and 68-79 is/are pending 4a) Of the above claim(s) is/are withdray 5) ☐ Claim(s) is/are allowed.  6) ☐ Claim(s) 38-45,47-65 and 68-79 is/are rejected 7) ☐ Claim(s) is/are objected to.  8) ☐ Claim(s) are subject to restriction and/or	wn from consideration.						
Application Papers							
9)☐ The specification is objected to by the Examine	er.						
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.							
Applicant may not request that any objection to the	drawing(s) be held in abeyance. Se	ee 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11) The oath or declaration is objected to by the Ex	caminer. Note the attached Offic	e Action or form PTO-152.					
Priority under 35 U.S.C. § 119							
<ul> <li>12) Acknowledgment is made of a claim for foreign</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority document</li> <li>2. Certified copies of the priority document</li> <li>3. Copies of the certified copies of the priority application from the International Burea</li> <li>* See the attached detailed Office action for a list</li> </ul>	s have been received. s have been received in Applica rity documents have been receiv u (PCT Rule 17.2(a)).	tion No ved in this National Stage					
Attachment(s)  1) Notice of References Cited (PTO-892)	4) 🔲 Interview Summar	y (PTO-413)					
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail [	Pate Patent Application (PTO-152)					
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  Paper No(s)/Mail Date	6) Other:	· Sissin (Prinagalan (1 1 a 1 a 1 a 1					

Art Unit: 2823

#### **DETAILED ACTION**

Page 2

## Response to Arguments

- 1. In view of the Appeal Brief filed on October 14, 2003, PROSECUTION IS HEREBY REOPENED. A new ground of rejection is set forth below.
- 2. To avoid abandonment of the application, appellant must exercise one of the following two options:
- (1) file a reply under 37 CFR 1.111 (if this Office action is non-final) or a reply under 37 CFR 1.113 (if this Office action is final); or,
  - (2) request reinstatement of the appeal.

If reinstatement of the appeal is requested, such request must be accompanied by a supplemental appeal brief, but no new amendments, affidavits (37 CFR 1.130, 1.131 or 1.132) or other evidence are permitted. See 37 CFR 1.193(b)(2).

### Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.
- 4. The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an

Art Unit: 2823

international application filed before November 29, 2000. Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

Page 3

- 5. Claims 38, 39, 40, 41, 42, 43, 44, 45, 47, 53, 54, 55, 56, 58, 60, 61, 62, 64 and 68 are rejected under 35 U.S.C. 102(e) as being anticipated by Tang, U.S. Patent 5,5-6,172.
- 6. <u>Tang</u> discloses an intermediate in the manufacturing of a semiconductor interconnect as claimed. See FIGS. 1-13, where <u>Tang</u> teaches the claimed process.
- 7. Pertaining to claim 38, <u>Tang</u> teaches an intermediate in the manufacture of a semiconductor interconnect overlying region of a substrate layer, comprising:

a substrate layer 42 having a first substrate region and a second substrate region; an oxide region 44 overlying at least a portion of the second substrate region;

a first polycrystalline silicon layer 48 overlying the oxide region but not the first substrate region and having a thickness selected such that a lowest upper surface of the first polycrystalline silicon layer is higher than a highest upper surface of the oxide region; and

a second polycrystalline silicon layer 58 overlying the first polycrystalline silicon layer and the first substrate region.

8. Pertaining to claim 39, <u>Tang</u> teaches an intermediate in the manufacture of a semiconductor interconnect overlying a region of a substrate layer, comprising:

a substrate layer 42 having a first substrate region and a second substrate region; an oxide region 44 overlying at least a portion of the second substrate region;

a first polycrystalline silicon layer 48 overlying the oxide region but not the first substrate region and having a thickness selected such that a lowest upper surface of the first polycrystalline silicon layer is higher than a highest upper surface of the oxide region;

an etch stop layer 50 unresponsive to a polycrystalline silicon etch overlying the first polycrystalline silicon layer; and

a second polycrystalline silicon layer **58** overlying the etch stop layer and the first substrate region.

9. Pertaining to claim 40, <u>Tang</u> teaches an intermediate in the manufacture of a semiconductor interconnect overlying a region of a substrate layer, comprising:

a substrate layer 42 having a first substrate region and a second substrate region; an oxide region 44 overlying at least a portion of the second substrate region; a first polycrystalline silicon layer 48 overlying the oxide region but not the first substrate region and having a thickness selected such that a lowest upper surface of the first polycrystalline silicon layer is higher than a highest upper surface of the oxide region; an etch stop layer 50 unresponsive to a polycrystalline silicon etch overlying the first polycrystalline silicon layer; and a second polycrystalline silicon layer 58 overlying the etch stop layer and the first substrate region, the upper surface of the second polycrystalline silicon layer being substantially planar and aligned with the upper surface of the first polycrystalline silicon layer adjacent an interface

between the first polycrystalline silicon layer and the second polycrystalline silicon layer such

that the interface has no horizontal component (please note that Applicants drawings are not to scale).

- 10. Pertaining to claim 41, <u>Tang</u> teaches an intermediate in the manufacture of a semiconductor interconnect overlying a region of a substrate layer, comprising:
  - a substrate layer 42 having a first substrate region and a second substrate region;
  - a field oxide region 44 overlying at least a portion of the second substrate region;
  - a gate oxide region 46 overlying at least a portion of the second substrate region;
- a first polycrystalline silicon layer 48 overlying the field oxide and gate oxide regions but not the first substrate region and having a thickness selected such that the lowest upper surface of the first polycrystalline silicon layer is higher than the highest upper surface of the oxide regions;

an etch stop layer **50** unresponsive to a polycrystalline silicon etch overlying the first polycrystalline silicon layer; and a second polycrystalline silicon layer overlying the first substrate region adjacent the second substrate region such that there is only a vertical interface between the first polycrystalline silicon layer and the second polycrystalline silicon layer.

11. Pertaining to claim 42, <u>Tang</u> teaches an intermediate in the manufacture of a semiconductor interconnect overlying a region of a substrate layer, comprising: a substrate layer 42 having a first substrate region and a second substrate region; an oxide region 44 overlying at least a portion of the second substrate region;

Art Unit: 2823

a polycrystalline silicon layer 48 overlying the oxide region but not the first substrate region and having a thickness selected such that a lowest upper surface of the first polycrystalline silicon layer is higher than a highest upper surface of the oxide region;

Page 6

a polycrystalline silicon plug **60** overlying the first substrate region and having the upper surface thereof aligned with an upper surface of the polycrystalline silicon layer adjacent the second substrate region such that a vertical interface between the polycrystalline silicon layer and the polycrystalline silicon plug has no horizontal component; and a photoresist mask of material resistant to polycrystalline silicon etching overlying the polycrystalline silicon plug and an adjacent portion of the first polycrystalline layer surrounding the polycrystalline silicon plug thereby defining an electrical interconnect (The Examiner takes the position that it is well known that photoresist is used as a mask in manufacturing semiconductors).

12. Pertaining to claim 43, <u>Tang</u> teaches an intermediate in the manufacture of a semiconductor interconnect overlying a region of a substrate layer, comprising:

a substrate layer having a first substrate region and a second substrate region; an oxide region overlying at least a portion of the second substrate region; a polycrystalline silicon layer overlying the oxide region but not the first substrate region and having a thickness selected such that a lowest upper surface of the first polycrystalline silicon layer is higher than a highest upper surface of the oxide region;

a polycrystalline silicon plug overlying the first substrate region and having an upper surface thereof aligned with an upper surface of the polycrystalline silicon layer adjacent the second substrate region such that a vertical interface between the polycrystalline silicon layer

and the polycrystalline silicon plug has no horizontal component; and a photoresist mask overlying the polycrystalline silicon plug to define an electrical interconnect.

13. Pertaining to claim 44, <u>Tang</u> teaches an intermediate in the manufacture of a semiconductor interconnect overlying a region of a substrate layer, comprising:

a substrate layer having a first substrate region and a second substrate region; at least one oxide region overlying at least a portion of the second substrate region;

a first polycrystalline silicon layer overlying the oxide region but not the first substrate region and having a thickness selected such that a lowest upper surface of the first polycrystalline silicon layer is higher than a highest upper surface of the oxide region;

an etch stop layer unresponsive to a polycrystalline silicon etch overlying the first polycrystalline silicon layer; and a second polycrystalline silicon layer overlying the first substrate region adjacent the second substrate region such that there is only a vertical interface between the first polycrystalline silicon layer and the second polycrystalline silicon layer.

14. Pertaining to claim 45, <u>Tang</u> teaches an intermediate in the manufacture of a semiconductor interconnect overlying a region of a substrate layer, comprising:

a substrate layer having a first substrate region and a second substrate region; an oxide region overlying at least a portion of the second substrate region; a polycrystalline silicon plug overlying the first substrate region; and

a polycrystalline silicon layer overlying a portion of the oxide region adjacent the polycrystalline silicon plug, but not the first substrate region, the polycrystalline silicon layer

Art Unit: 2823

having a thickness selected such that a lowest upper surface of the polycrystalline silicon layer is higher than a highest upper surface of the oxide region, the polycrystalline silicon layer also having an upper surface thereof in the region adjacent the polycrystalline silicon plug aligned with an upper surface of the polycrystalline silicon plug such that the vertical interface between the polycrystalline silicon layer and the polycrystalline silicon plug has no horizontal component.

Page 8

15. Pertaining to claim 47, <u>Tang</u> teaches an intermediate in the manufacture of a semiconductor interconnect overlying a region of a substrate layer, comprising:

a substrate layer having a first substrate region and a second substrate region; at least one oxide region overlying at least a portion of the second substrate region;

a first polycrystalline silicon layer overlying a portion of the oxide region adjacent the first substrate region, but not the first substrate region, and having a thickness selected such that a lowest upper surface of the first polycrystalline silicon layer is higher than a highest upper surface of the oxide region;

an etch stop layer unresponsive to a polycrystalline silicon etch overlying the first polycrystalline silicon layer; and

a second polycrystalline silicon layer overlying the first substrate region adjacent the second substrate region such that there is only a vertical interface between the first polycrystalline silicon layer and the second polycrystalline silicon layer.

Art Unit: 2823

16. Pertaining to claim 53, <u>Tang</u> teaches the intermediate of claim 38 wherein the first substrate region includes a buried contact region 54.

Page 9

- 17. Pertaining to claim 54, <u>Tang</u> teaches the intermediate of claim 38 wherein a portion of the second polycrystalline layer overlying the first polycrystalline layer is removed to expose the first polycrystalline layer and eliminate a horizontal interface between the first and second polycrystalline silicon layers.
- 18. Pertaining to claim 55, <u>Tang</u> teaches the intermediate of claim 39 wherein a portion of the second polycrystalline silicon layer overlying the first polycrystalline layer is removed so that a total height of the first polycrystalline silicon layer plus a height of the etch stop layer defines a maximum height of the second polycrystalline silicon layer after removal of the portion of the second polycrystalline silicon layer.
- 19. Pertaining to claim 56, <u>Tang</u> teaches the intermediate of claim 40 wherein the first and second polycrystalline silicon layers are doped to increase their conductivity (column 3, line 61).
- 20. Pertaining to claim 58, <u>Tang</u> teaches the intermediate of claim 41 wherein the first and second polycrystalline silicon layers are doped to increase their conductivity.
- 21. Pertaining to claim 60, <u>Tang</u> teaches the intermediate of claim 42 wherein the polycrystalline silicon plug forms a gate for a field effect transistor. (the Examiner takes the

Application/Control Number: 09/745,780 Page 10

Art Unit: 2823

position that since a doped polysilicon layer is over a gate oxide layer, it would imply that a field effect transistor is being fabricated).

- 22. Pertaining to claim 61, <u>Tang</u> teaches the intermediate of claim 43 wherein the polycrystalline silicon plug forms a gate for a field effect transistor.
- 23. Pertaining to claim 62, <u>Tang</u> teaches the intermediate of claim 44 wherein a photoresist mask is applied over a portion of the first etch stop layer and the second polycrystalline silicon layer.
- 24. Pertaining to claim 63, <u>Tang</u> teaches the intermediate of claim 62 wherein a titanium layer is deposited to overlie the etch stop layer and the second polycrystalline silicon layer.
- 25. Pertaining to claim 64, <u>Tang</u> teaches the intermediate of claim 45 wherein the polycrystalline plug and the polycrystalline silicon layer are doped to increase their conductivity.
- 26. Pertaining to claim 68, <u>Tang</u> teaches the intermediate of claim 47 wherein the first and second polycrystalline silicon layers are doped to increase their conductivity.

## Claim Rejections - 35 USC § 112

27. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Application/Control Number: 09/745,780 Page 11

Art Unit: 2823

28. Claim 42 recites the limitation "a first polycrystalline silicon layer". There is insufficient antecedent basis for this limitation in the claim.

## **Double Patenting**

- 29. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and, *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).
- 30. A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

31. Claims 38-45, 47-65 and 68-70 are rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 1-40 of U.S. Patent No. 6,659,632 B2. Although the conflicting claims are not identical, they are not patentably distinct from each other because it is well known that photoresist is used as a mask material in the fabrication of semiconductors.

#### Information Disclosure Statement

32. It is desirable for an attorney or agent to carefully evaluate and explain to the applicant and others involved the scope of the claims, particularly the broadest claims. Ask specific questions about possible prior art which might be material in reference to the broadest claim or claims. There is some tendency to mistakenly evaluate prior art in the light of the gist of what is

Art Unit: 2823

regarded as the invention or narrower interpretations of the claims, rather than measuring the art against the broadest claim with all of its reasonable interpretations.

It is desirable to pick out the broadest claim or claims and measure the materiality of prior art against a reasonably broad interpretation of these claims.

- 33. It may be useful to evaluate the materiality of prior art or other information from the viewpoint of whether it is the closest prior art or other information. This will tend to put the prior art or other information in better perspective. See Semiconductor Energy Laboratory Co. v. Samsung Electronics Co., 204 F.3d 1368, 1374, 54 USPQ2d 1001, 1005 (Fed. Cir. 2000) ("A withheld reference may be highly material when it discloses a more complete combination of relevant features, even if those features are before the patent examiner in other references." (citations omitted)). However, 37 CFR 1.56 may still require the submission of prior art or other information which is not as close as that of record.
- 34. Care should be taken to see that prior art or other information cited in a specification or in an information disclosure statement is properly described and that the information is not incorrectly or incompletely characterized. It is particularly important for an attorney or agent to review, before filing, an application which was prepared by someone else, e.g., a foreign application. It is also important that an attorney or agent make sure that foreign clients, including foreign applicants, attorneys, and agents understand the requirements of the duty of disclosure, and that the U.S. attorney or agent review any information disclosure statements or citations to ensure that compliance with 37 CFR 1.56 is present.

  See Semiconductor Energy Laboratory Co. v. Samsung Electronics Co., 204 F.3d 1368, 54 USPQ2d 1001 (Fed. Cir. 2000). During prosecution patentee submitted an untranslated 29-page

Page 13

Japanese reference as well as a concise explanation of its relevance and an existing one-page partial English translation, both of which were directed to less material portions of the reference. The untranslated portions of the Japanese reference "contained a more complete combination of the elements claimed [in the patent] than anything else before the PTO." 204 F.3d at 1374, 54 USPQ2d at 1005. The patentee, whose native language was Japanese, was held to have understood the materiality of the reference.

- 35. "The duty of candor does not require that the applicant translate every foreign reference, but only that the applicant refrain from submitting partial translations and concise explanations that it knows will misdirect the examiner's attention from the reference's relevant teaching." 204 F.3d at 1378, 54 USPQ2d at 1008. See also Gemveto Jewelry Co. v. Lambert Bros., Inc., 542 F. Supp. 933, 216 USPQ 976 (S.D.N.Y. 1982) wherein a patent was held invalid or unenforceable because patentee's foreign counsel did not disclose to patentee's United States counsel or to the Office prior art cited by the Dutch Patent Office in connection with the patentee's corresponding Dutch application. The court stated, 542 F. Supp. at 943, 216 USPQ at 985:
- 36. Foreign patent attorneys representing applicants for U.S. patents through local correspondent firms surely must be held to the same standards of conduct which apply to their American counterparts; a double standard of accountability would allow foreign attorneys and their clients to escape responsibility for fraud or inequitable conduct merely by withholding from the local correspondent information unfavorable to patentability and claiming ignorance of United States disclosure requirements.
- 37. Care should be taken to see that inaccurate statements or inaccurate experiments are not introduced into the specification, either inadvertently or intentionally. For example, stating that

an experiment "was run" or "was conducted" when in fact the experiment was not run or conducted is a misrepresentation of the facts. No results should be represented as actual results unless they have actually been achieved. Paper examples should not be described using the past tense. See MPEP § 608.01(p) and § 707.07(l). Also, misrepresentations can occur when experiments which were run or conducted are inaccurately reported in the specification, e.g., an experiment is changed by leaving out one or more ingredients. See Steierman v. Connelly, 192 USPQ 433 (Bd. Pat. Int. 1975); 192 USPQ 446 (Bd. Pat. Int. 1976).

- 38. Do not rely on the examiner of a particular application to be aware of other applications belonging to the same applicant or assignee. It is desirable to call such applications to the attention of the examiner even if there is only a question that they might be "material to patentability" of the application the examiner is considering. It is desirable to be particularly careful that prior art or other information in one application is cited to the examiner in other applications to which it would be material. Do not assume that an examiner will necessarily remember, when examining a particular application, other applications which the examiner is examining, or has examined. See Armour & Co. v. Swift & Co., 466 F.2d 767, 779, 175 USPQ 70, 79 (7th Cir. 1972); KangaROOS U.S.A., Inc. v. Caldor, Inc., 585 F. Supp. 1516, 1522, 1528-29, 222 USPQ 703, 708, 713-14 (S.D. N.Y. 1984), vacated and remanded, 778 F.2d 1571, 228 USPQ 32 (Fed. Cir. 1985).
- 39. While vacating the summary judgment and remanding for trial in KangaROOS, the Court of Appeals for the Federal Circuit stated that a "lapse on the part of the examiner does not excuse the applicant." 778 F.2d at 1576, 228 USPQ at 35.

Application/Control Number: 09/745,780 Page 15

Art Unit: 2823

When in doubt, it is desirable and safest to submit information. Even though the attorney, agent, or applicant doesn't consider it necessarily material, someone else may see it differently and embarrassing questions can be avoided. The court in U.S. Industries v. Norton Co., 210 USPQ 94, 107 (N.D. N.Y. 1980) stated "In short, the question of relevancy in close cases, should be left to the examiner and not the applicant." See also LaBounty Mfg., Inc. v. U.S. Int 'l Trade Comm 'n, 958 F.2d 1066, 22

USPQ2d 1025 (Fed. Cir. 1992).

- 41. One of the requirements for obtaining a patent is "Whoever invents or discovers any <u>new</u> and useful process, machine, manufacture, or composition of matter, or any <u>new</u> and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of 35 U.S.C. 101".
- 42. Because Applicant/Applicant's have various issued Patents and/or Patent Applications containing similar scope of invention and have not listed these Patents and/or Patent Applications containing the same subject matter that is pertinent to the information disclosure statement, the Examiner cannot distinguish between the Applications and issued patents as to what is new.

Art Unit: 2823

Conclusion

Page 16

43. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to W. David Coleman whose telephone number is 571-272-1856.

The examiner can normally be reached on 9:00 AM-5:00 PM.

44. If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Olik Chaudhuri can be reached on 571-272-1855. The fax phone number for the

organization where this application or proceeding is assigned is 703-872-9306.

45. Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Appeal Conference Examination Reviewers

*() . (`.* 

Olik Chaudhuri,

Supervisory Patent Examiner

Wael Fahmy, W.

Art Unit: 2823

Supervisory Patent Examiner

W. David Coleman

Primary Patent Examiner

W. David Coleman Primary Examiner Art Unit 2823

WDC